

### Cosmos+ OpenSSD Tutorial 2017

**Prof. Yong Ho Song** Department of Electronic Engineering, Hanyang University



# **OpenSSD Introduction**

# **OpenSSD Motivation**



### Need a SSD platform

- to develop a new firmware algorithm
- to explore hardware architecture and organization



### Use a commercial product as a platform?

- little information on HW/SW
- no way to change controller SoC



### Open source SSD design used for research and education





# **OpenSSD Project History**

### **Open-source SSD platforms**

- Jasmine OpenSSD (2011)
- Cosmos OpenSSD (2014)
- Cosmos+ OpenSSD (2016)

### Cosmos/Cosmos+ OpenSSD: FPGA-based platform

- Could modify SSD controller and firmware
- Could add new hardware and software functionality



# Why OpenSSD

#### Realistic research platform

- Solve your problem in a real system running host applications
- Design your own SSD controller (hardware and firmware), if possible

#### Information exchange

• Share your solution with people in society

#### Community contribution

Open your own solution to public

#### Expensive custom-made storage system

Unique

### Play for fun



# 1st OpenSSD (Indilinx)

#### Jasmine OpenSSD (2011)

- SSD controller: Indilinx Barefoot (SoC w/SATA2)
- Firmware: SKKU VLDB Lab
- Users from 10+ countries





# 2<sup>nd</sup> OpenSSD (Hanyang University)

#### Cosmos OpenSSD (2014)

- SSD controller: HYU Tiger 3 (FPGA w/PCIe Gen2)
- Firmware: HYU ENC Lab
- Users from 5 countries (mostly in USA)





# 3<sup>rd</sup> OpenSSD (Hanyang University)

#### Cosmos+ OpenSSD (2016)

- SSD controller: HYU Tiger 4 (FPGA w/NVMe over PCIe Gen2)
- Same main board with different memory modules
- Firmware: HYU ENC Lab
- Users from ?? countries





# **Platform Comparison**

	Jasmine OpenSSD	Cosmos OpenSSD	Cosmos+ OpenSSD
Released in	2011	2014	2016
Main Board			
SSD Controller	Indilinx Barefoot (SoC)	HYU Tiger3 (FPGA)	HYU Tiger4 (FPGA)
Host Interface	SATA2	PCIe Gen2 4-lane (AHCI)	PCIe Gen2 8-lane (NVMe)
Maximum Capacity	128 GB (32 GB/module)	256 GB (128 GB/module)	2 TB (1 TB/module)
NAND Data Interface	SDR (Asynchronous)	NVDDR (Synchronous)	NVDDR2 (Toggle)
ECC Type and Strength	BCH, 16 bits/512 B	BCH, 32 bits/2 KB	BCH, 26 bits/512 B



### **OpenSSD Project Homepage**





### **Cosmos+ OpenSSD Overview**





# **Cosmos+ OpenSSD Environment**

### 1 Development PC

- Downloading hardware/software design (JTAG)
- Monitoring Cosmos+ OpenSSD internals (UART)

### 1 Host PC

Executing applications such as a benchmark (PCIe)

### 1 Platform board with 1+ NAND flash modules installed

Working as a storage device to the host PC



# **Hardware Components**

#### Cosmos+ OpenSSD platform board

• Consists of a Zynq FPGA and other peripherals

### NAND flash modules

- Configured as multi-channel and multi-way flash array
- Inserted into Cosmos+ OpenSSD platform board

### **External PCIe adapter and cable**

Connected with host PC

### USB cables for JTAG and UART

Connected with development PC

#### Power cable and adapter

12V supply voltage





### **Cosmos+ OpenSSD Platform Board**



FPGA		Xilinx Zynq-7000 AP SoC (XC7Z045-FFG900-3)			
Logic cells		350K (~ 5.2M ASIC gates)			
CPU	Туре	Dual-Core ARM Cortex <sup>™</sup> - A9			
	Clock frequency	Up to 1000 MHz			
Storage	Total capacity	Up to 2 TB (MLC)			
	Organization	Up to 8-channel 8-way			
DRAM	Device interface	DDR3 1066			
	Total capacity	1 GB			
Bus -	System	AXI-Lite (bus width: 32 bits)			
	Storage data	AXI (bus width: 64 bits, burst length: 16)			
SRAM		256 KB (FPGA internal)			



# Zynq-7000 FPGA Architecture





# **Cosmos OpenSSD NAND Module**

### Each module has 4 flash packages

- One flash package
  - Capacity: 32 GB
  - Page size: 8640 Bytes (spare area: 448 Bytes)
- Synchronous NAND

### Used with Tiger3 Controller





Front side

Rear side



## Logical Organization of Flash module

### Module configuration

• 4 channels/module and 4 ways/channel

### Shared signals within a channel (a package)

- Dies in the same package share the I/O channel
- Dies in the same package share command signals except Chip Enable (CE)
- Each die has own Ready/Busy (R/B) signal





# Cosmos+ OpenSSD NAND Module

### Each module has 8 flash packages

- One flash package
  - Capacity: 128 GB
  - Page size: 18048 Bytes (spare area: 1664 Bytes)
- Toggle NAND

### Used with Tiger4 Controller



Front side



Rear side



# Logical Organization of NAND Flash Module

### Module configuration

• 4-channels/module and 8-ways/channel

### Shared signals within a channel (a package)

- Dies in the same package share the I/O channel
- Dies in the same package share command signals except Chip Enable (CE)
- Each die has own Ready/Busy (R/B) signal





# NAND Module Setup

### Cosmos OpenSSD

Supports only one flash module slot (J1)

### Cosmos+ OpenSSD

Supports both flash module slots (J1, J2)



### Caution

- Cosmos/Cosmos+ OpenSSD flash module slots have custom pin maps
- You should not insert any SDRAM module into this slot





### Expand PCIe Slot of host PC to connect external device

#### Adapter card

- Installed on host PC
- Provide a high-performance and low latency solution for expanding PCIe
- External PCIe cable (8-lane)
- External PCIe connector (8-lane) on platform board
  - 2.5 GT/s for a Gen1, 5.0 GT/s for a Gen2
  - Connected with high data rate serial transceiver in FPGA





External PCIe cable



#### 24

# **Connection with Development PC**

### **JTAG** cable

- Used for downloading hardware and software binary files
- Available cable types
  - USB type A to USB type micro B cable \_
  - Emulator, JTAG N pin cable (N: 7, 14, 20)

### **UART** cable

- Used for monitoring internal processes of Cosmos+ OpenSSD
- USB type A to USB type A cable



# **Power Connection**

### Single-source of power to the platform board

• 6-pin power connector (J181) or 5.5mm X 2.1mm DC power plug (J182)



### The 6-pin connector looks similar to the regular PC 6-pin PCIe connector

Note: Difference in pin assignment between two connectors

Connector	Pin map						
Connector	1	2	3	4	5	6	
Platform board 6-pin power	12V	12V	NC	NC	GND	GND	
PC 6-pin PCIe power	GND	GND	GND	12V	12V	12V	

### Caution

• Do not plug PC 6-pin PCIe power cable in platform board 6-pin power connector (J181)



# **Development Software Components**

### Xilinx Vivado

- Generates a FPGA bitstream
- Exports the generated FPGA bitstream to Xilinx SDK

### Xilinx SDK

- Builds a SSD controller firmware
- Downloads a FPGA bitstream and a firmware to the Zynq FPGA

### FPGA bitstream

Used to configure the programmable logic side of Zynq FPGA

#### **Firmware**

- Manages the NAND flash array
- Handles NVMe commands







### **Software Porting Flow**





### **Cosmos+ OpenSSD Internal System Overview**





### **System Bus Structure**

General Purpose (GP) AXI4 Lite bus

- 32bits interface
- Used for control
- Operates @ 100MHz

### High Performance (HP) AXI4 bus

- 64bits interface
- Used for Direct Memory Access (DMA)
- Operates @ 250 MHz





### **NAND Flash Controller Overview**





### Layered and Modular NFC Design

- Commands and data streams are encapsulated or decapsulated throughout modules in a layer
- Users can insert or remove modules more easily





# **Pipelined NFC Operation**

- Data transfers throughout a layer from DRAM to NAND flash or from NAND flash to DRAM are all pipelined
- Page buffer is not required in channel controller





# **Software-controlled NAND Flash Scheduler**

- Hardware-level way scheduler of NFC in Cosmos OpenSSD is removed
- FTL is now responsible for channel and way scheduling
- This enables more flexible scheduling policy





# **BCH ECC Engine with Shared-KES**

- Key equation solver (KES) used more (≥50 %) of logic cells than syndrome calculator and chien searcher
- Shared-KES saves 40 % of logic cells used in a BCH ECC decoder
- Short BCH code parallelization is applied for high utilization of hardware resources



\* (256 B x 2) bundle, (13 x 2) bit error correction, (8 bit x 2) parallel level



### **NVMe Host Interface Overview**




## **Automated NVMe IO Command Completion**

- The NVMe host interface completes NVMe IO commands automatically
- The FTL does not need to be involved in the completion process





# **NVMe Host Interface Specification**

### NVMe specification 1.1/1.2 compliant

- Up to 8 IO submission/completion queues 256 entries each
- 512B and 4KB sector size
- Physical region page (PRP) data transfer mechanism
- Native device driver for Windows 8/8.1 and Linux kernel>=3.3
- OpenFabrics Alliance (OFA) NVMe driver for Windows 7 and later

#### NVMe Interface Performance (DRAM Disk)

Workload	Read	Write
Random 4KB	300K IOPS	300K IOPS
128KB	1.7 GB/s	1.7 GB/s



# **Firmware FTL Features**

#### LRU data buffer management

- · Data transfer between host system and NAND flash memory via data buffer
- Eviction of LRU buffer entry

#### Pure page-level mapping (16 KB page)

- · Static mapping
- Channel/way interleaving

#### **Greedy garbage collection**

- On-demand garbage collection
- Greedy selection of GC victims

#### **Command Set**

- · Single plane flash commands
- DMA commands for data transfer between host system and SSD

#### **Priority-based scheduling**

- · Predetermined priority between DMA commands and flash commands
- Out of order execution between commands accessing different flash dies







# LRU Data Buffer Management

#### **Buffer entry eviction**

• LRU buffer entry is evicted to allocate a buffer entry for a new request





# **Page-level Mapping**

### Main Idea

Every logical page is mapped to a corresponding physical page

### Advantage

Better performance over random write than block-level mapping

### Disadvantage

• Huge amount of memory space requirement for the mapping table





# **Static Mapping**

#### Mapping tables are managed within a die

• Simple channel/way interleaving for sequential logical access





Each LPN is deterministically mapped to specific die (ex. 2-channel, 2-way)

# **Concept of Garbage Collection**

#### Why is garbage collection needed

- To reclaim new free blocks for future write requests
  - Invalid data occupy storage space before GC

#### What is garbage collection

- Copies the valid data into a new free block and erases the original invalid data
- Basic operations involved in GC are the following
  - 1. The victim blocks meeting the conditions are selected for erasure
  - 2. The valid physical pages are copied into a free block
  - 3. The selected physical blocks are erased

### What is important in GC

- Victim block selection
  - GC time depends on the status of victim block



# **On-demand GC**

### GC Trigger

- Each GC is triggered independently of other dies
- GC is triggered when there is no free user block of each die

#### Blocks in GC

- One block per die is overprovisioned
- Single victim block is a target of GC



Valid pages in victim block are copied to free block and the role of two blocks are swapped



# **Firmware Command Set**

#### **Commands for NVMe DMA engine**

LLSCommand\_RxDMA

▶ Transfer data from host system to data buffer

LLSCommand\_TxDMA

Transfer data from data buffer to host system

#### **Commands for NAND flash controller**

V2FCommand\_ReadPageTrigger

- Read data of a flash page
- Store data to register of the flash die

V2FCommand\_ReadPageTransfer

- ▶ Transfer data from a flash die to data buffer
- ▶ Inform bit error information to FTL

V2FCommand\_ProgramPage

- ▶ Transfer data from data buffer to a flash die
- Program data to a flash page

V2FCommand\_BlockErase

Erase a flash block

V2FCommand\_StatusCheck

Check a previous command execution result



# **Priority-based Scheduling**

#### Waiting commands are issued by scheduler

- Scheduler checks the state of flash memory controller and host interface controller
- Priority of flash commands enhance multi channel, way parallelism



# **Known Restrictions (1/3)**

### Firmware

- Supports
  - Buffer management (LRU)
  - Static page mapping
  - Garbage collection (On-demand)
- Not supports
  - Meta flush
  - Wear leveling
- Notice
  - I / O performance can be degraded when performing garbage collection
  - The number of usable blocks is limited when the MLC NAND array is used in the 8channel 8-way structure
  - The latest firmware in SLC mode accesses only LSB pages of MLC NAND
  - Accessing to MSB pages may cause data errors not able to be corrected by ECC



## **MSB Page Data Error Issue**

- The bit error rate increases if MSB pages of NAND flash are accessed
- Increased bit errors might not be corrected by BCH error correction engine in the current version of NAND flash controller
- For now, the firmware runs in SLC mode in order to reduce the error rate due to this reason



# **SLC Mode of Firmware**

- Currently, MLC to SLC mode transition command of NAND flash is not supported
- Accessing only LSB pages achieves similar characteristics to real SLC NAND flash

Paired pag <mark>e</mark> address			
LSB pages	MSB pages		
00h	02h		
01h	04h		
FDh	FFh		



# **Known Restrictions (2/3)**

#### PCIe-NVMe

- Supports
  - Up to PCIe Gen2.0 x8 lanes
  - Mendatary NVMe commands
  - PRP data transfer mechanism and out-of-order data transfer in PRP list
  - 1 namespce (can be extended by updating firmware)
  - Up to 8 NVMe IO submission queues and 8 NVMe IO completion queues with 256 depths
  - Up to 256 depths internal NVMe command table
  - MSI interrupt with 8 interrupt vectors
  - x86/x64 Ubuntu 14.04 and Windows 8.1
- Not supports
  - 4 byte addressing yet (on debugging)
  - Optional NVMe commands (can be supported by updating firmware)
  - SGL data transfer mechanism
  - Power management (can be supported by updating firmware)
  - MSI-X interrupt
  - Virtualization and sharing features



# **Known Restrictions (3/3)**

### NAND flash controller

- Supports
  - Channel can be configured up to 8
  - Maximum bandwidth of NAND flash bus 200 MT
- Not supports
  - Additional advanced commands are not supported (e.g. multi-plane operation)



# Get Started with Cosmos+ OpenSSD

## **Overall Steps**

#### Preparing development environment

- Host computer
- Platform board
- Development tools

### Building materials

- FPGA bitstream
- Firmware

#### Operating Cosmos+ OpenSSD

- Bitstream and firmware download to the FPGA
- Host computer boot and SSD recognition check
- SSD format
- SSD performance evaluation and analysis



## **Tested Host PC Mainboard Compositions**

Mainboard	BIOS Ver.	Result	Comment
Asrock Z77 Extream 6	P2.40	Working	
ASUS H87-Pro	0806x64	Working	
Gigabyte H97-Gaming 3	F5	Working	
Gigabyte Z97X-UD5H	F8	Working	
	F10c	Not working	4-byte addressing problems in Cosmos+ PCIe DMA engine



OS	x86/x64	Result	Comment
Windows 7	x64	Working	with OFA driver
Windows 8.1	x64	Working	
Windows 10	x64	Not working	4-byte addressing problems in C osmos+ PCIe DMA engine
Ubuntu 14.04 LTS or above	x64	Working	Kernel version 3.13 or above



## **Preparing the Platform Board**

- Check jumper pins of the platform board
- Insert NAND flash module(s)
- Connect the external PCIe cable
- Connect the USB cable for jtag
- Connect the USB cable for UART
- Connect the power cable



**Check Platform Board Jumper Pins (1 / 5)** 

Make sure that jumper pins on board are set as default below



J79 J75 J76 J77 J78



### **Check Platform Board Jumper Pins (2 / 5)**

#### Make sure that jumper pins on board are set as default below





### **Check Platform Board Jumper Pins (3 / 5)**

#### Make sure that jumper pins on board are set as default below





J27

J31

J29

J28

### **Check Platform Board Jumper Pins (4 / 5)**

#### Make sure that jumper pins on board are set as default below





### **Check Platform Board Jumper Pins (5 / 5)**

#### Make sure that jumper pins on board are set as default below







### **Insert NAND Flash Modules**

#### A single NAND flash module can support up to 4-channel configuration

- For prebuild 3.0.0, two NAND flash modules are required
- For predefined project 1.0.0, one NAND flash module is required





## **Connect External PCIe Cable (1 / 2)**

#### Hold external PCIe connector and push the cable in it





## **Connect External PCIe Cable (2 / 2)**

#### Make sure that the cable is fixed tightly





### **Connect USBJTAG Cable**

USBJTAG requires a micro-USB type B (male) to USB type A (male) cable





### **Connect USBUART Serial Communication Cable**

#### USBUART requires a USB type A (male) to USB type A (male) cable







### **Connect Power Cable**

Connect the power cable to the 5.5 mm power connector







### **Preparing Software for Development PC**

#### **Download materials**

- Prebuilt FPGA bitstream
- Pre-defined Vivado project for manual FPGA bitstream generation
- Firmware source code

#### Install Xilinx Vivado Design Suite: System Edition 2014.4

- Xilinx Vivado 2014.4
- Xilinx SDK 2014.4



Go to the OpenSSD project site, and click "Resources"





**Download Materials (2 / 3)** 

#### Click "Source"





#### Click "Clone or download" -> "Download ZIP"




## **Directory Tree of Downloaded Materials**

Materials include a prebuilt bitstream, a pre-defined project, and a firmware source code





# Type of Bitstream and Firmware

	Bitstream Type	Ver.	Channel	Way	Bits / cell	Capacity
Γ	Prebuild	3.0.0	8	8	SLC / MLC	1 TB / 2 TB
	Predefined	1.0.0	2	8	SLC / MLC	256 GB / 512 GB

	Firmware Type	Ver.	Channel	Way	Bits / cell	Capacity		
l		2.5.0						
L	GreedyFTL	2.6.0	8	8	SLC	1 TB		
		2.7.0						
_	GreedyFTL	2.7.1	2	8	SLC	256 GB		



## Prebuild type

- A prebuilt bitstream is included, so you can skip bitstream generation steps
- Prebuild type is distributed as a hardware description file (.hdf) which consists of a FPGA bitstream, bitstream information, and an initialization code for CPU in Zynq FPGA

## Pre-defined type

- bitstream is not included, so you should follow bitstream generation steps
- Pre-defined type is distributed as a vivado project file with register transfer level (RTL) source codes of intellectual properties (IPs) such as NVMe controller



# Install Xilinx Vivado Design Suite

### Make sure that Vivado is system edition and that "Software Development Kit" and "Zynq-7000" are checked

Vivado System Edition
Customize your installation by (de)selecting items in the tree below. Moving cursor over selections below provide additional information.
Vivado System Edition is a superset of Vivado Design Edition with the addition of Vivado High-Level Synthesis Generator for DSP. Users can optionally add Software Development Kit to this installation.
Design Tools     Vivado Design Suite     Vivado     Vivado     System Generator for DSP     Vivado High Level Synthesis     Software Development Kit     Docivav
<ul> <li>Virtex UltraScale</li> <li>Installation Options</li> <li>Install Cable Drivers</li> <li>Acquire or Manage a License Key</li> <li>Enable WebTalk to send usage statistics to Xilinx (Always enabled for WebPACK license)</li> <li>Install WinPCap for Ethernet Hardware Co-simulation</li> <li>Launch configuration manager to associate System Generator for DSP with MATLAB</li> </ul>



- 1. Run synthesis
- 2. Run implementation
- 3. Generate bitstream
- 4. Export hardware



### Open the predefined project included in "OpenSSD2\_2Ch8Way-1.0.0"

OpenSSD2.sdk	2017-01-09 오후 파일 폴더	
OpenSSD2.srcs	2017-01-09 오후 파일 폴더	
💫 OpenSSD2	2017-01-09 오후 Vivado Project File	13KB





# Run Synthesis (1 / 2)

### Click "Run Synthesis"





# Run Synthesis (2 / 2)

## Synthesis is running...

	- X 🔅 🔭		(	Running synth_design 📃 🚥		<u>C</u> an	cel	
							)	<
Σ	Project Summary X					ΠĽ	: ×	
2	Project Settings			Edit	*			
	Project name:       OpenSSD2         Project location:       I:/Projects/OpenSSD2_2Ch8Way_Release         Product family:       Zynq-7000         Project part:       xc7z045ffg900-3         Top module name:       OpenSSD2							
	Synthesis	*	Implementation		*			L
	Status:       Running synth_design         Messages:       No errors or warnings         Part:       xc7z045ffg900-3         Strategy:       Vivado Synthesis Defaults         Constraints:       synthesis		Status: Messages: Part: Strategy: Constraints: Incremental compile:	Not started No errors or warnings xc7z045ffg900-3 Performance ExplorePostRoutePhys0 implementation None	<u>Opt</u>			



## **Synthesis Complete**

### Select "Run Implementation" and click OK

 If you want to see the synthesized results, choose "Open Synthesized Design" or "View Reports"





# **Run Implementation**

Implementation is running...

	- 20	🕨 🦎   🖏		Initializing Design	<u>C</u> ancel
_					×
Σ	Project Summ	ary X			
2	Project Setti	ngs		<u>Edit</u> :	*
<b>a</b>	Project name:	OpenSSD2			
	Project location	: I:/Projects/OpenSSD2_2Ch8Way_Release			
	Product family:	Zynq-7000			
	Project part:	xc7z045ffg900-3			
	Top module nar	ne: OpenSSD2			
	Synthesis		* Implementation		*
	Status:	Complete	Status:	O Running Design Initialization	
	Messages: (	<u>6 critical warnings</u>	Messages:	No errors or warnings	
	(	<u>595 warnings</u>	Part:	xc7z045ffg900-3	
	Part: x	c7z045ffg900-3	Strategy:	Performance ExplorePostRoutePhysOp	<u>ot</u>
	Strategy: V	ivado Synthesis Defaults	Constraints:	implementation	
	Constraints:	ynthesis	Incremental compil	le: None	



# Warning Message

The following critical messages appear when implementation is running, but you can ignore it





## **Implementation Complete**

### Check the status of synthesis and implementation

- X 🚸 🎉 😣	Implementation	Complete
		×
Project Summary X	[	× فا د
Project Settings	Edit 🛠	Ê.
Project name: OpenSSD2		
Project location: I:/Projects/OpenSSD2_2Ch8Way_Release		
Product family: Zynq-7000		
Project part: xc7z045ffq900-3		
Top module name: OpenSSD2		Ξ
Synthesis	* Implementation *	
Status: 🗸 Complete	Status: Complete	
Messages: 😗 o crucal warnings	Messages: (!) 100 critical warnings	
() <u>595 warnings</u>		
Part: xc7z045ffg900-3	Part: xc7z045ffg900-3	
Strategy: <u>Vivado Synthesis Defaults</u>	Strategy: Performance ExplorePostRoutePhysOpt	
Constraints: synthesis	Constraints: implementation	
	Incremental compile: None	
	Summary Route Status	
DRC Violations :	Timing - Post-Implementation	
Summary: () 0 errors		
0 critical warnings	Worst Negative Slack (WNS): 0.051 hs	
() 88 warnings	Number of Eailing Endopints: 0	
		•



## **Generate Bitstream (1 / 2)**

Click "Generate Bitstream"





#### Generate bitstream is running...





## **Bitstream Generation Complete**

If you want to see the implemented design, select open implemented design and click the OK button





# Export hardware (1 / 2)

#### Go to File -> Export and click "Export Hardware"





# Export hardware (2 / 2)

### Select the "Include bitstream" and click OK





Launch SDK (1 / 4)

#### Go to File -> Launch SDK





## Click the OK button





Launch SDK (3 / 4)

#### Then, SDK is launched



[Vivado 12-1842] Bitgen Completed Successfully.

[Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).

[Common 17-83] Releasing License: Implementation

bitstream: Time (s): cpu = 00:02:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2003.164 ; gain = 491.707 3: [Vivado\_Tcl 4-319] File OpenSSD2.mmi does not exist

I:/Projects/OpenSSD2\_2Ch8Way\_Release/OpenSSD2.runs/impl\_1/.XiI/Vivado-499416-aCentauri/HWH/OpenSSD2\_bd. [Common 17-206] Exiting Vivado at Thu Jan 05 11:43:52 2017...



## Launch SDK (4 / 4)

#### As shown below, exported hardware platform is set as target hardware





# **Building Firmware for Pre-defined Project**

- 1. Create a new application project
- 2. Add source codes
- 3. Build firmware source codes



### **Go to File -> New -> Application Project**

SDK C	C/C++ - OpenSSD2_hw_platform_0/system.hdf - Xilinx SDK											
<u>F</u> ile	<u>E</u> dit <u>S</u> ou	ce Refac <u>t</u> or	<u>N</u> avigate	Se <u>a</u> rch	<u>P</u> roject	<u>X</u> ilinx To	ools	<u>R</u> un <u>V</u>	<u>N</u> indow	<u>H</u> elp		
	New				Alt+Si	nift+N >	<u>9</u>	Applica	tion Proj	ect		łQ
	Open File						~	SPM Pr	oject			
	Close				C	trl+W	N.	Board S	Support P	ackage		
	Close All				Ctrl+Sh	ift+W	Ľ	Project.				latfo
	Save					Ctrl+S	62	Source	Folder			
	Save As					our o		Folder				7-045
ren .	Save All				Ctrl+S	hift+S	C	Source	File			Vivad
1.21	Revert						h	Header	File			Tue Ja
							<b>P</b>	File fror	m Templa	ate		
	Nove					50	¢	Class				cesso
	Rename					F2	<b>F</b> \$	Other			Ctrl+N	) 0x8
8	Refresh					F5					Timeralbic	) 0x4
	Convert Lin	e Delimiters T	0			>					nger4NS0	L_1 0X4 fi0 0xf



### Fill in the project name and click "Next"

SDK New Project		
Application Project Create a managed mal	e application project.	G
Project name Greedy	тц	
Use default locatio	n	
Location: C:\Cosmos	-plus-OpenSSD-master#Cosmos-plus-OpenSSE	Browse
Choose file s	ystem: default 🗸	
Target Hardware		
Hardware Platform:	OpenSSD2_hw_platform_0	~ New
Processor:	ps7_cortexa9_0	~
Target Software		
Language:		
OS Platform:	standalone	~
Board Support Packa	ge:      Create New GreedyFTL_bsp	
	O Use existing	$\sim$
?	< Back Next > Finish	Cancel



## **Select a Project Template**

#### Select an empty application and finish this template wizard





## Add Source Code

### Copy GreedyFTL source files to "src" folder in project explorer





# Build Firmware (1 / 2)

If everything goes well, the automatic build process should finish successfully





# Build Firmware (2 / 2)

### Click "Build All" to make both debug and release executables





# **Building Firmware for Prebuild Bitstream**

- 1. Create a workspace directory and a new application project
- 2. Set a hardware platform
- 3. Add source codes
- 4. Build firmware source codes



## **Create a Workspace Directory**

### Launch Xilinx SDK and designate the workspace

SDK Workspace	Launcher	×
Select a wo	kspace	
Xilinx SDK st Choose a we	ores your projects in a folder called a workspace. orkspace folder to use for this session.	
Workspace:	C:\OpenSSD\Project\GreedyOpenSSD	▼ Browse
🔲 Use this a	s the default and do not ask again	OK Cancel



### Go to File -> New -> Application Project

SDK	C/C++	- Xilinx S	SDK									
File	Edit	Source	Refactor	Navigate	Search	Projec	t Xilinx Tools	Run	Window	Help	0	
	New			Alt	+Shift+N	> 🚇	Application Pro	oject				
	Open	File					SPM Project					_
	Close				Ctrl+W	UV.	Board Support	Packa	ige			
	Close	All		Ctrl	+Shift+W	Ē2	Project					
	Save				Ctrl+S	62	Source Folder					
	Save	As				C	Folder					
B	Save /	All		Ctr	+Shift+S	Ċ	Source File					
	Revert	t				hĭ	Header File					
	Move						Class	plate				
	Renan	ne			F2	G	Class					Import
\$	Refres	h			F5		Other		Ctrl	+N	<b>-</b>	Import or
	Conve	ert Line D	elimiters To	D		>				/		
Ð	Print				Ctrl+P							
	Switc	h Worksp	ace			> tor	ials					
	Restar	t										
2	Impor	t										Quick -
4	Export	t					a cheat sheets (	on				View sho
	Prope	rties			Alt+Enter							
_	Exit											



# Import the Prebuild Bitstream from HDF (1 / 2)

### Press "New" to register the hardware description file (HDF)

SOK New Project		—							
Application Project									
Project name must be spe	ecified								
Draiast pama:									
Project name:									
Use default location									
Location: C:WOpenSSDW	Project\GreedyOpenSSD		Browse						
Choose file syst	em: default 🗸								
Target Hardware									
Hardware Platform: ZC	702_hw_platform(pre-defined)		~ New						
Processor: ps	7_cortexa9_0		~						
Target Software									
Language:									
OS Platform:	standalone		~						
Board Support Package:	Create New								
	O Use existing		$\sim$						
(?)	Back Next > F	inish	Cancel						



## Import the Prebuild Bitstream from HDF (2 / 2)

### Name the hardware project and specify the path of the HDF

SDK New Hardware Project	— 🗆 X
New Hardware Project	:=
Create a new Hardware Project.	E.
Project name: Cosmos-plus-OpenSSD-8C8W	
Use default location	
Location: C:#OpenSSD#Project#GreedyOpenSSD#Cosmos-plus-OpenSSD-8C8W	Browse
Choose file system: default $\sim$	
Target Hardware Specification	
Provide the path to the hardware specification file exported from Vivado. This file usually resides in SDK/SDK_Export/hw folder relative to the Vivado project location. The specification file and associated bitstream content will be copied into the workspace.	
C: #Cosmos-plus-OpenSSD-master #Cosmos-plus-OpenSSD-master #Prebuild #Prebuild-3.0.0 #OpenSSD2-8C8W-	-Prebuild-3.0.0.hdf Browse
?	Finish Cancel



## **Finish the Project Wizard**

### Name the application project and finish this project wizard

sok New Project	– 🗆 X	sox New Project	— 🗆 X	
Application Project Create a managed make application project.	G	Templates Create one of the available templates to generate a fully application project.	Templates Create one of the available templates to generate a fully-functioning application project.	
Project name:       GreedyFTL         ✓       Use default location         Location:       C:#OpenSSD#Project#GreedyOpenSSD#GreedyFTL         Choose file system:       default         Target Hardware	Browse  New  V	Available Templates:         Peripheral Tests         Dhrystone         Empty Application         Hello World         IwIP Echo Server         Memory Tests         RSA Authentication App         SREC Bootloader         Xilkernel POSIX Threads Demo         Zynq DRAM tests         Zynq FSBL	project.	
? < Back Next > Finis	h Cancel	Sack Next >	Finish Cancel	

## Add Source Code

Copy GreedyFTL source files to "src" folder in project explorer





# Build Firmware (1 / 2)

If everything goes well, the automatic build process should finish successfully




# Build Firmware (2 / 2)

#### Click "Build All" to make both debug and release executables





# Preparing for Operating Cosmos+ OpenSSD

- 1. Power on the platform board
- 2. Configure UART
- 3. Program FPGA
- 4. Execute firmware



### **Power on the Platform Board**

Before you power on the board, make sure that your host computer is powered off





# **Configure UART**

#### In SDK, go to Terminal -> New Terminal Connection as shown below



No Connection Selected





Set "Connection Type" and "Baud Rate" to serial and 115200, respectively

New Terminal Connection X									
	View Settings: View Title: Terminal 1 Encoding: ISO-8859-1 ~ Connection Type:								
	Serial ~								
	Settings:								
	Port:		COM1		~				
	Baud Rate:		115200		$\overline{}$				
	Data Bits:		8		~				
	Stop Bits:		1		~				
	Parity:		None		~				
	Flow Contr	ol:	None		~				
	Timeout (s	ec):	5						
OK Cancel									









# Program FPGA (1 / 4)

#### Click "Xilinx Tools" -> click "Program FPGA"





# Program FPGA (2 / 4)

#### Click "Program" to program FPGA

Program FPGA								
Program FPGA								
Specify the bitstream and the ELF files that reside in BRAM memory								
Hardware Configuration								
Hardware Platform:	cosmos_pl	us_8c8w 🔻						
Connection:	Local	•	New					
Device:	Auto Dete	ect	Select					
Bitstream:	OpenSSD	2.bit	Search	Browse				
BMM/MMI File:	OpenSSD2	2.mmi	Search	Browse				
Software Configurat	ion							
Processor		ELF File to Initialize in Block RAM						
•		III		•				
Program Cancel								





#### Hang on a second





## Program FPGA (4 / 4)

#### Check FPGA programming done successfully





## Execute Firmware (1 / 3)

Right click on the application project -> "Run As" -> click "1 Launch on Hardware (GDB)"





## Execute Firmware (2 / 3)

Click the firmware to execute -> click "OK" -> wait UART message

Xilinx C/C++ Application
Choose Xilinx C/C++ Application
Binaries:
ॐ tutorial.elf
Qualifier:
3 armle - /tutorial/Debug/tutorial.elf



## Execute Firmware (3 / 3)

#### Press 'n' to maintain the bad block table





# Bad Block Management (1 / 2)

#### Choose whether remake the bad block table in FTL initialization step

- If you want to remake the bad block table, press "X" on UART terminal
  - Bad block table format of greedy FTL v2.7.0 is different from the previous versions
  - Damaged bad block table can be recovered

[!] MMU has been enabled. Hello COSMOS OpenSSD !!! !!! Wait until FTL reset complete !!! [ NAND device reset complete. ] Press 'X' to re-make the bad block table. DS\_SUB\_REEXE Request 18 Fail - ch 0 way 7 rowAddr 1 / status A5000001 [ bad block table of ch 0 way 7 does not exist.]

"X" erases all blocks including a metadata block

Others maintain the bad block table

bad block table of ch 1 way 0 exists.] bad block: ch 1 Way 0 Block 1169 (phyBlock 1169) bad block: ch 1 Way 0 Block 1175 (phyBlock 1175) bad block: ch 1 Way 0 Block 1481 (phyBlock 1481) bad blocks of ch 1 way 0 are checked. ]



### Bad blocks are detected in FTL initialization step





Turn on the host PC when the firmware reset is done



VECTED) - Encoding: (ISO-8859-1)



# **UART Messages While Host Computer is Booting up**

#### NVMe SSD initialization steps are on going

	🖹 Problems 🖉 Tasks 🖳 Console 🔲 Properties 🖉 Terminal 1 🛛 🛛 💦 💦
	Serial: (COM3, 115200, 8, 1, None, None - CONNECTED) - Encoding: (ISO-8859-1)
	[ storage capacity 977588 MB ] [ map table reset complete. ]
	FTL reset complete!!!
	Turn on the host PC
	PCIe Link: 1
	PCIe Bus Master: 1
	PCIe Bus Master: 0
	PCIe Bus Master: 1
	NVME CC.EN: 1
_	NVMo_noody111
	Done Admin Command OPC: 6
	pum of queue 30003
	Set Feature FID:7
	PCIe IRO Disable: 0
	PCIe MSI Enable: 1, 0x0
	Done Admin Command OPC: 9
	create cq: 0x00000003, 0x00FF0001
	Done Admin Command OPC: 5
	create sq: 0x00010005, 0x00FF0001
	Done Admin Command OPC: 1
	Done Admin Command OPC: 6
	Done Admin Command OPC: C
	Done Admin Command OPC: 6
	Done Admin Command OPC: 6
	Uone Admin Command UPC: 6
	9950 1)



# **Operating Cosmos+ OpenSSD (Linux)**

- 1. Check device recognition
- 2. Create a partition
- 3. Check the created partition
- 4. Format the partition
- 5. Create a mount point
- 6. Mount the partition
- 7. Check the mounted partition



Open a Terminal (1 / 2)

#### Click the pointed icon





Open a Terminal (2 / 2)

#### Click the terminal icon

890	)							
Q	•	Q Search your c	omputer and onl	ine sources				Filter results 🔸
		Applications						_
0			?	(The second seco	PHANE K			0
		Terminal	Help	Thunderbird Mail	Videos	Text Editor	Calculator	Rhythmbox Music Player
		Files & Folders						
		PNG						
		Screenshot from 01-11 15:39:28.png						
a								
				÷				
						o P		



## **Check Device Recognition (1 / 2)**

Types "Ispci" -> press ENTER -> check "Non-Volatile memory controlle r: Xilinx Corporation Device 7028" on the PCI device list

Term	inal
	See enclab@enclab-de <u>sktop;~</u>
(O	enclab@enclab-desktop: S lspci
	00:00.0 Host bridge: Intel comparation Xeon E3-1200 v2/3rd Gen Core processor DRAM Controller (rev 09)
	] 00:01.0 PCI bridge: Intel Corporation Xeon E3-1200 v2/3rd Gen Core processor PCI Express Root Port (rev 09)
	00:02.0 VGA compatible controller: Intel Corporation Xeon E3-1200 v2/3rd Gen Core processor Graphics Controller (rev 09)
	00:14.0 USB controller: Intel Corporation 7 Series/C210 Series Chipset Family USB xHCI Host Controller (rev 04)
	00:16.0 Communication controller: Intel Corporation 7 Series/C210 Series Chipset Family MEI Controller #1 (rev 04)
	9 00:10.0 USB controller: Intel Corporation / Series/C210 Series Chipset Family USB Enhanced Host Controller #2 (rev 04)
	Maile A PCI bidda: Intel corporation 7 series/210 series chipset Family PCI Express Doot Data (cov.cd)
	00.11.0 PCI bituge. Intel corporation / Series/2210 Series Chipset Family PCI Express Noot Port 1 (rev. C4)
	00:10.5 PCI bridge: Intel Corporation / Series/C210 Series Chipset Family PCI Express Root Port 6 (rev c4)
	00:1c.6 PCI bridge: Intel Corporation 7 Series/C210 Series Chipset Family PCI Express Root Port 7 (rev c4)
	00:1c.7 PCI bridge: Intel Corporation 7 Series/C210 Series Chipset Family PCI Express Root Port 8 (rev c4)
	00:1d.0 USB controller: Intel Corporation 7 Series/C210 Series Chipset Family USB Enhanced Host Controller #1 (rev 04)
	00:1f.0 ISA bridge: Intel Corporation Z77 Express Chipset LPC Controller (rev 04)
	00:1f.2 SATA controller: Intel Corporation 7 Series/C210 Series Chipset Family 6-port SATA Controller [AHCI mode] (rev 04)
	00:1f.3 SMBus: Intel Corporation 7 Series/C210 Series Chipset Family SMBus Controller (rev 04)
	1 01:00.0 PCI pridge: PLX lechnology, Inc. Device 8/49 (rev Ca)
-8	01:00.1 System peripheral: PLX fectimotogy, inc. Device 8700 (rev Ca)
A	01:00.2 System peripheral: PIX Technology, Inc. Device 87d0 (rev ca)
	01:00.4 System peripheral: PLX Technology, Inc. Device 87d0 (rev ca)
2	02:08.0 PCI bridge: PLX Technology, Inc. Device 8749 (rev ca)
a	02:09.0 DEL beidges DLV Techeology, Techeo
	04:00.0 Non-Volatile memory controller: Xilinx Corporation Device 7028
	9 05:00.0 - Frentre (ILLE 1997), an recimelogies, Inc. rusis series recentre Controller (rev 01)
	66:00.0 SATA controller: ASMedia Technology Inc. ASMI662 Serial ATA Controller (rev 01)
	0:00.0 Ethernet controller: Broadcom Corporation Netlink BCMS//81 Gigabit Ethernet PCIe (rev 10)
	00:00 0 DE Controtter. Ettor rechnictogy, inc. Estos ose s.o nost controtter (rev or)
<u> </u>	0a:01.0 PCI bridge: PLX Technology, Inc. PEX 8605 PCI Express 4-port Gen2 Switch (rev aa)
_	0a:02.0 PCI bridge: PLX Technology. Inc. PEX 8605 PCI Express 4-port Gen2 Switch (rev aa)
	0a:03.0 PCI bridge: PLX Technology, Inc. PEX 8605 PCI Express 4-port Gen2 Switch (rev aa)
	0d:00.0 PCI bridge: ASMedia Technology Inc. ASM1083/1085 PCIe to PCI Bridge (rev 03)
	0e:02.0 FireWire (IEEE 1394): VIA Technologies, Inc. VT6306/7/8 [Fire II(M)] IEEE 1394 OHCI Controller (rev c0)
	enclab@enclab-desktop:~\$



# **Check Device Recognition (2 / 2)**

Types "Is /dev" -> press ENTER -> check "nvme0nxxxx" on the device list

Terminal								
	enclab@enclab-desktop: ~							
(Q)	enclab@enclab-de	sktop:~\$l	s /dev					
	autofs	fw2	LOODO	port	ram9	tty11	tty3	tty4
	block	hidraw0	loop1	ррр	random	tty12	tty30	tty4
	bsg	hidraw1	loop2	psaux	rfkill	tty13	tty31	tty5
	btrfs-control	hidraw2	loop3	ptmx	rtc	tty14	tty32	tty5
	bus	hpet	loop4	pts	rtc0	tty15	tty33	tty5
	char	hwrng	loop5	ram0	sda	tty16	tty34	tty5
	console	i2c-0	loop6	ram1	sda1	tty17	tty35	tty5
	соге	i2c-1	loop7	ram10	sda2	tty18	tty36	tty5
=	сри	i2c-2	loop-control	ram11	sda5	tty19	tty37	tty5
	cpu_dma_latency	i2c-3	таррег	ram12	sg0	tty2	tty38	tty5
	cuse	i2c-4	mcelog	ram13	shm	tty20	tty39	tty5
	disk	i2c-5	mei0	ram14	snapshot	tty21	tty4	tty5
	dri	i2c-6	мем	ram15	snd	tty22	tty40	tty5
	ecryptfs	i2c-7	memory_bandwidth	ram2	stderr	tty23	tty41	tty6
	fb0	i2c-8	net	ram3	stdin	tty24	tty42	tty6
	fd	input	network_latency	ram4	stdout	tty25	tty43	tty6
	full	kmsg	network_throughput	ram5	tty	tty26	tty44	tty6
	fuse	kvm	null	гамб	tty0	tty27	tty45	tty6
	fw0	lightnvm		ram7	tty1	tty28	tty46	tty7
2	fw1	log	nvme0n250262528	ram8	tty10	tty29	tty47	tty8
	enclab@enclab-de	<pre>sktop:~\$</pre>						
a								



### **Create a Partition**

Type "sudo fdisk /dev/nvme0nxxxx", press ENTER -> type your passw ord, press ENTER -> type "n", press ENTER -> type "p", press ENTER -> type "1", press ENTER -> type "4096", press ENTER

Termina	L Contraction of the second
	😣 🗩 🗊 enclab@enclab-desktop: ~
0	enclab@enclab-desktop:~\$ sudo fdisk /dev/nvme0n250262528 [sudo] password for enclab:
	Note: sector size is 4096 (not 512)
	Device contains neither a valid DOS partition table, nor Sun, SGI or OSF Building a new DOS disklabel with disk identifier 0xfdd4e220.
3	Changes will remain in memory only, until you decide to write them. After that, of course, the previous content won't be recoverable.
	Warning: invalid flag 0x0000 of partition table 4 will be corrected by w(
	Command (m for help):n Partition type:
	p primary (0 primary, 0 extended, 4 free)
	e extended
	Partition number (1-4, default 1): 1
	First sector (256-250262527, default 256): 4096



### **Check the Created Partition**

Types "Is /dev" -> press ENTER -> check "nvme0nxxxxp1" on the devi ce list

Terminal										
	😣 🖨 💷 enclab@enclab-desktop: ~									
0	enclab@enclab-de	sktop:~\$l	s /dev							
	autofs	hidraw1	Loop4	ram0	sda2	tty2_	tty4	tty6	ttyS20	usb
	block	hidraw2	loop5	ram1	sda5	tty20	tty40	tty60	ttyS21	userio
	bsg	hpet	loop6	ram10	sg0	tty21	tty41	tty61	ttyS22	vcs
	btrfs-control	hwrng	loop7	ram11	shm	tty22	tty42	tty62	ttyS23	vcs1
	bus	i2c-0	loop-control	ram12	snapshot	tty23	tty43	tty63	ttyS24	vcs2
	char	i2c-1	mapper	ram13	snd	tty24	tty44	tty7	ttyS25	vcs3
	console	i2c-2	mcelog	ram14	stderr	tty25	tty45	tty8	ttyS26	vcs4
	соге	i2c-3	mei0	ram15	stdin	tty26	tty46	tty9	ttyS27	vcs5
=	сри	i2c-4	mem	ram2	stdout	tty27	tty47	ttyprintk	ttyS28	vcsó
	cpu_dma_latency	i2c-5	memory_bandwidth	ram3	tty	tty28	tty48	ttyS0	ttyS29	vcsa
	cuse	i2c-6	net	ram4	tty0	tty29	tty49	ttyS1	ttyS3	vcsa1
	disk	i2c-7	network_latency	ram5	tty1	tty3	tty5	ttyS10	ttyS30	vcsa2
	dri	i2c-8	network_throughput	гамб	tty10	tty30	tty50	ttyS11	ttyS31	vcsa3
	ecryptfs	input	null	ram7	tty11	tty31	tty51	ttyS12	ttyS4	vcsa4
	fb0	kmsg	nvme0	ram8	tty12	tty32	tty52	ttyS13	ttyS5	vcsa5
	fd	kvm	nvme0n250262528	ram9	tty13	tty33	tty53	ttyS14	ttyS6	vcsa6
	full	lightnvm	nvme0n250262528p1	random	tty14	tty34	tty54	ttyS15	ttyS7	vfio
	fuse	log	port	rfkill	tty15	tty35	tty55	ttyS16	ttyS8	vga_arbiter
	fw0	loop0	PPP	rtc	tty16	tty36	tty56	ttyS17	ttyS9	vhci
÷.	fw1	loop1	psaux	rtc0	tty17	tty37	tty57	ttyS18	uhid	vhost-net
	fw2	loop2	ptmx	sda	tty18	tty38	tty58	ttyS19	uinput	zero
a	hidraw0	loop3	pts	sda1	tty19	tty39	tty59	ttyS2	urandom	
<u>e</u>	enclab@enclab-de	sktop:~\$								



## **Format the Partition**

#### Type "mkfs -t ext4 / dev/nvme0nxxxxp1", press ENTER





## **Create a Mount Point**

### Type "sudo mkdir /media/nvme", press ENTER





### **Mount the Partition**

### Type "sudo mount /dev/nvme0nxxxxp1 /media/nvme", press ENTER





# **Check the Mounted Partition (1 / 2)**

Type "Isblk", press ENTER -> check the mounted partition on the bloc k device list

Terminal									
	😣 🖻 🗊 enclab@encla	b-desktop:	~						
Q	enclab@enclab-desktop:~\$ lsblk								
	NAME	MAJ:MIN	RM	SIZE	RO	TYPE	MOUNTPOINT		
	şda	8:0	0	1.8T	0	disk			
	—sda1	8:1	0	1.8T	0	part	/		
	—sda2	8:2	0	1K	0	part			
	🖵 sda5	8:5	0	7.7G	0	part	[SWAP]		
	nvme0n250262528	259:0	0	954.7G	0	disk			
	Lnvme0n250262528p1	259:1	0	954.7G	0	part	/media/nvme		
	enclab@enclab-deskt	op:~\$							



# Check the Mounted Partition (2 / 2)

Type "df -h", press ENTER -> check the mounted partition on the stora ge list

Termina	al								
	😕 🗖 🔲 enclab@enclab-desktop: ~								
Q.	enclab@enclab-desktop:~\$ df -h								
	Filesystem	Size	Used	Avail	Use%	Mounted on			
	udev	3.8G	8.0K	3.8G	1%	/dev			
	tmpfs	769M	1.3M	767M	1%	/run			
	/dev/sda1	1.8T	4.4G	1.7T	1%	/			
	none	4.0K	0	4.0K	0%	/sys/fs/cgroup			
	none	5.0M	0	5.0M	0%	/run/lock			
	none	3.8G	176K	3.8G	1%	/run/shm			
	none	100M	28K	100M	1%	/run/user			
	/dev/nvme0n250262528p1	9 <u>4</u> 0G	72M	892G	1%	/media/nvme			
	enclab@enclab-desktop:~	\$							



## **Operating Cosmos+ OpenSSD (Windows)**

- 1. Check device recognition
- 2. Create a partition
- 3. Format the partition



# **Check Device Recognition (1 / 3)**

### This $PC \rightarrow click$ left mouse button $\rightarrow click$ "Properties"





#### ■ System → click "Device Manager"





# **Check Device Recognition (3 / 3)**

#### ■ Disk drives → double-click "NVMe Cosmos+ OpenSSD"





# Create a Partition (1 / 5)

### ■ Control panel → click "Administrative Tools"

	All Control Panel Items - C							
9 ト Control Panel ト All	Control I	Panel Items →		✓ ♂ Search Control Panel				
mputer's settings				View by: Large icons 🔻				
Center	<b>P</b>	Add features to Windows 8.1		Administrative Tools				
у	Ŕ	BitLocker Drive Encryption		Color Ma Configure administrative settings for your computer.				
ial Manager	P	Date and Time		Default Programs				
Manager	20	Devices and Printers		Display				
Access Center		Family Safety		File History				
ayer (32-bit)		Folder Options	A	Fonts				
roup	R	Indexing Options		Internet Options				



## Create a Partition (2 / 5)

#### Administrative tools → double-click "Computer Management"

		Shortcut Tools	Administr	a	
Share	View	Manage			
Image: All Control Panel ► All Control Panel Items ► Administrative Tools					
	Name	*	Date modified	Tj	
Component Services			<u> 2013 00 22 으후 3m</u>	SI	
s	🛃 Comp	uter Manageme	nt 2013-08-22 오후 3:	Sł	
ices	Denag	gment and Optin	nize Drives 2013-00-22 오후 5	31	
	震 Disk C	leanup	2013-08-22 오후 3:	Sł	
	🔝 Event	Viewer	2013-08-22 오후 3:	Sł	
	🔝 iscsi i	nitiator	2013-08-22 오후 3:	Sł	
	🔁 Local	Security Policy	2013-08-22 오후 3:	Sł	
	📷 ODBC	Data Sources (3	2-bit) 2013-08-22 오전 8:	Sł	
	📷 ODBC	Data Sources (6	4-bit) 2013-08-22 오후 3:	Sł	
	Perfor	mance Monitor	2013-08-22 오후 3:	Sł	
	🕞 Print I	Management	2013-08-22 오후 3:	Sł	
	휁 Resou	rce Monitor	2013-08-22 오후 3:	Sł	
	😹 Servic	es	2013-08-22 오후 3:	Sł	



Create a Partition (3 / 5)

Computer management → click "Disk Management" → click "OK" to confirm disk initialization




Create a Partition (4 / 5)

Click right mouse button on "Disk 2" which was shown in  $3^{rd}$  step  $\rightarrow$  click "Properties"





Create a Partition (5 / 5)

Make sure that the "Disk 2" is Cosmos+ OpenSSD before you proceed to the next step





Format the Partition (1 / 8)

Click right mouse button on the right part of "Disk 2"  $\rightarrow$  click "New Simple Volume"





### Format the Partition (2 / 8)

#### Click "Next"





### Format the Partition (3 / 8)

#### Click "Next"





#### Select desired drive letter → Click "Next"





#### Type desired volume label → Click "Next"





### Format the Partition (6 / 8)

#### Click "Finish"





### Format the Partition (7 / 8)

#### Formatting is now finished

😓 Computer Management – 🗆 🗙							
<u>F</u> ile <u>A</u> ction <u>V</u> iew <u>H</u> elp							
🗢 🔿 🗾 🖬 👔	X 📽 🖻 🍇 👪						
🜆 Computer Management (Local	Volume	Layout	Туре	File System	Status	С	Actions
a 🎁 System Tools		Simple	Basic		Healthy (Recovery Partition)	3(	Disk Management
Task Scheduler		Simple	Basic		Healthy (EFI System Partition)	1(	More Actions
Event Viewer		Simple	Basic		Healthy (Primary Partition)	3:	More Actions
Shared Folders		Simple	Basic	NTES	Healthy (Boot, Page File, Crash Dump, Primary Partition)	7	
Performance	(D:)	Simple	Basic	NTFS	Healthy (Primary Partition)	11	
Device Manager	Rew Volume (F:)	Simple	Basic	NTFS	Healthy (Primary Partition)	1(	
A 🔄 Storage		Simple	Basic	FAT32	Healthy (Active, Primary Partition)	1!	
📄 Disk Management							
Services and Applications							
	Disk 1					^	
	Basic	(D:)					
	1863.02 GB	1863.01 G	B NTFS				
	Unline	Healthy (I	Primary	Partition)			
	Disk 2					1	
	Basic	New Volu	ume (F:)	j///////		L	
	1022.96 GB	1022.96 G	B NTFS				
	Online	Healthy (I	Primary	Partition)			
						J	
	C Disk 2						
	Removable	Windows	81 (F	1			
	15.13 GB	15.13 GB I	FAT32				
	Online	Healthy (	Active, P	rimary Partit	ion)	۷.	
< >	Unallocated P	rimary pa	rtition				



### Format the Partition (8 / 8)

#### Now you can find the formatted Cosmos+ OpenSSD at "This PC"







### **Evaluating Cosmos+ OpenSSD Performance**

- 1. Install benchmark application (lometer)
- 2. Disconnect workers except one worker
- 3. Generate a access specification
- 4. Set the sufficient number of outstanding I/Os
- 5. Assign a access specification
- 6. Run an evaluation
- 7. Check evaluation results



### Install Benchmark Application

### Iometer 1.1.0 (http://www.iometer.org/doc/downloads.html)

• Cosmos+ OpenSSD is recognized as NVMe storage device

0	lometer	- 🗆 🗙
<b>B B D</b>		
Topology All Managers JWKWAK2 Worker 2 Worker 3 Worker 4	Disk Targets       Access Specifications       Results Display       Test Setup         Targets       Image: Construct of the sector	



### **Disconnect workers except one worker**

### Avoid Workers having a same access specifications

- Workers can access the same logical address almost the same time
  - Increase the data buffer hit ratio
- Performance can be measured higher than real performance

Image:       Image:	0	lometer – 🗆 🗙
Topology       Disk Targets       Network Targets       Access Specifications       Results Display       Test Setup         Targets       Targets       Volume(974c3167-20d2-11e6-825)       Maximum Disk Size       0       Sectors         Worker 3       Worker 3       Volume(974c3167-20d2-11e6-825)       Starting Disk Sector       0       Sectors         Worker 4       Use Fixed Seed       Image: Fixed Seed Value       Image: Fixed Seed Value       Image: Fixed Seed Value         Worker 4       Wite IO Data Pattern       Repeating bytes       Image: Fixed Seed Value		
	Topology	Disk Targets       Network Targets       Access Specifications, Results Display       Test Setup         Targets       Image: Comparison of the set o



#### User can define a access specification

Topology  All Managers  JWKWAK2  Worker 1	Disk Targets   Network Targets Access	Specifications Results Display Test S Global Access S Sistille Sis Default Sis 512 B; 100 Sis 512 B; 75%	etup ) Specifications % Read; 0% random Read; 0% random Edit Acc	t ess Specification		
		Name [128KB Sequential Write]        Size     3       Rem     0 MiB     128 KiB     0 B	&Access & Read & Random Del 100 0 0 0	Pefault Assignment None	Reply I B none –	nsert B Insert / Dele
	Mave Up Mave Down	- Transfer Request Size 0  128 Megabytes Kilobytes - Percent Random/Sequent	Image: Descent of Acceleration       Bytes       ial Distribution       0%	ess Specification	Percent Read/Write Distribut 100% Write Align I/Os on C Request Size Boundaries C Sector Boundaries	tion — R
ANG STATE		Reply Size No Reply     128 + Megabytes Kilobytes	Random		① → 4 → Megabytes Kilobytes     □	0 Byt Car

#### Select a desired access specification and click "Add" button





### Set the Sufficient Number of Outstanding I/Os

- X channel Y way flash array needs "X \* Y" outstanding flash requests at least for utilizing multi channel/way parallelism
  - In case of a Cosmos+ OpenSSD configuration (8 channel 8 way, 16KB page size), <u>"128KB sequential write" access specification</u> needs <u>8 outstanding I/Os</u> at least

64 (128KB/16KB \* 8) outstanding flash requests

• Recommend the environment generating 2 \* X \* Y outstanding flash requests

0	lometer – 🗆 🗙
2 B 📃 🗖	
Topology  All Managers JWKWAK2  Worker 1	Disk Targets       Network Targets       Access Specifications       Results Display       Test Setup         Targets       Image: Comparison of the sectors       Image: Comparison of the sectors       Image: Comparison of the sectors         Image: Comparison of the sector o
L	



### Run an Evaluation

#### Set the update frequency and click "Run" button

0	lometer	- 🗆 🗙
	7 - 1	
Topology	Disk Targets Network Targets Access Specifications Results Display Test Setup	
⊡-∰ All Managers ⊡-∰ JWKWAK2 	Drag managers and workers from the Topology window to the progress bar of your choice.	−−Update Frequency (seconds) —
	Display         All Managers         0.00           Total I/Os per Second	0
	All Managers 0.00 MBPS (0.00 M Total MBs per Second (Decimal)	MiBPS) 0
	All Managers 0.0000 Average I/O Response Time (ms)	0
	All Managers 0.0000 Maximum I/O Response Time (ms)	0
	All Managers 0.00 %	0 %
	All Managers 0 Total Error Count	0



### **Check evaluation results**

#### "Results display" tab shows the performance evaluation results

• IOPs, throughput, average/maximum response time

ю		lometer		- 🗆 ×
		1 <b>2</b>	?	
Topology	Disk Targets Network Targets Access	Specifications Result	s Display Test Setup	
□ All Managers □ 및 JwKwAK2 □ ⊒ Worker 1	Drag managers and workers from the Topology window to the progress bar of your choice.	□ Record last update results to file	Results Since         Update Frequencies           Image: Start of Test         Image: Start of Test           Image: Start of Test         Image: Start of Test	uency (seconds)
	Display	All Managers	9538.96	10000
	Total I/Os per Second			>
	Total MBs per Second (Decimal)	All Managers	1250.29 MBPS (1192.37 MiBPS)	10000
	Average I/O Response Time (ms)	All Managers	13.3981	100
	Maximum I/O Response Time (ms)	All Managers	15.3729	100 >
	% CPU Utilization (total)	All Managers	2.94 %	10 %
	Total Error Count	All Managers	0	0
			Dun	
-			Kull	



# **Evaluation Guideline**

### Perform pre-fill process before the read performance evaluation

- There are no mapping information for unwritten data
- Set the number of outstanding I/Os equal or less than 256
  - Unknown problem of host interface
  - Set the write request size equal or larger than the page size
    - Read-modify-write process can degrade the performance
      - In case of "4KB random write", IOPs can be decreased as the experiment progresses



# Evaluation Results (1 / 3)

### Maximum throughput/channel ≒ 173 MB/s

- 100Mhz DDR flash bus (bit width: 8)  $\rightarrow$  200MB/s
- 16,384 + 1,664(spare) byte page  $\rightarrow$  90% (16,384/18048) of 200MB/s = 181MB/s
- Overhead of flash memory controller  $\rightarrow$  173 MB/s

### Measured throughput/channel of 8channel-8way configuration

- Sequential read: 99% of maximum throughput
- Sequential write: 45~90% of maximum throughput





# **Evaluation Results (2 / 3)**

### Maximum 4KB IOPs/channel ≒ 10812 IOPs

- Page mapping  $\rightarrow$  a page is accessed in order to access 4KB data
- 173MB/s(Maximum throughput/channel) ÷ 16KB (page size) = 10812 IOPs

### Measured throughput/channel

- 1channel-8way configuration
  - Random 4KB read: 96% of maximum 4KB IOPs
  - Random 4KB write: 38~88% of maximum 4KB IOPs
- 8channel-8way configuration
  - SW-based scheduling has a larger latency in many channel/way configuration
  - Scheduling latency can increase the idle time of hardware controllers



# **Evaluation Results (3 / 3)**

### Performance degradation by on-demand garbage collection

- After all available blocks are used, garbage collection is triggered steadily
- Effect of performance degradation varies depending on copy operation overhead
  - Copy operation overhead depends on the number of valid page belong to victim blocks





# **Thank You**